Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable loop bandwidth in phase locked loop (PLL) circuit

Programmable loop bandwidth in phase locked loop (PLL) circuit

US Patent 6856180 · Granted Feb 15, 2005

Estimated economic value: $25,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for and methods for mode hop detection in heat assisted magnetic recordi2025
Method for generating pre-trained language model, electronic device and storage 2025
Systems for and methods for fast mode hop detection and correction for hard disk2024
Configurable clock network for programmable logic device2016
Configurable clock network for programmable logic device2014
Configurable clock network for programmable logic device2013
Programmable logic device with specialized functional block2013
Configurable clock network for programmable logic device2012
Configurable clock network for programmable logic device2011
Configurable clock network for programmable logic device2010
Passgate structures for use in low-voltage applications2010
Programmable logic device with specialized functional block2010