Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substrate-level DC bus design to reduce module inductance

Substrate-level DC bus design to reduce module inductance

US Patent 6845017 · Granted Jan 18, 2005

Estimated economic value: $1,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Small overlap impact countermeasure for vehicle2019
Combination charger and motive power device2016
Combination charger and motive power device2014
Operating and controlling insulated gate bipolar transistors in high speed failu2011
Insulated gate bipolar transistor2011
DC/DC converter2010
Method to reduce module inductance2010
Tri-level inverter2009
Tri-level inverter2009
Tri-level inverter2009
System and method of commonly controlling power converters2008
Power converter architecture employing at least one capacitor across a DC bus2008