Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a semiconductor device with a junction termination layer

Method of forming a semiconductor device with a junction termination layer

US Patent 6844251 · Granted Jan 18, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating detrimental mobile ion contamination effects in integrated circuits2025
Systems, apparatus and methods for rapid peripheral component interconnect expre2025
Compensation for device property variation according to wafer location2021
Reliability extreme temperature integrated circuits and method for producing the2021
Dynamic lane access switching between PCIe root spaces2020
Logging errors in error handling devices in a system2020
Method to coordinate system boot and reset flows and improve reliability, availa2020
Micro-architectural techniques to minimize companion die firmware loading times 2019
Larger-area integrated electrical metallization dielectric structures with stres2019
Systems and devices having a scalable basic input/output system (BIOS) footprint2019
Durable bond pad structure for electrical connection to extreme environment micr2019
Current source logic gate2018