Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for reliable data capture in the presence of bus-master changeovers

Method and circuit for reliable data capture in the presence of bus-master changeovers

US Patent 6839856 · Granted Jan 4, 2005

Estimated economic value: $3,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predictive arbitration circuit2021
Age-based arbitration circuit2020
Node controller direct socket group memory access2020
Workload management system and process2019
Enhanced performance monitoring method and apparatus2016
Bandwidth on-demand adaptive routing2016
Transactional memory proxy2015
Global synchronous clock circuit and method for blade processors2015
Global synchronous clock circuit and method for blade processors2015
Non-saturating fairness protocol and method for NACKing systems2012
Transistor level verilog2009
Anticipatory programmable interface pre-driver2008