Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interlocking conductor method for bonding wafers to produce stacked integrated circuits

Interlocking conductor method for bonding wafers to produce stacked integrated circuits

US Patent 6838774 · Granted Jan 4, 2005

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

All optical identification and sensor system with power on discovery2024
All optical identification and sensor system with power on discovery2022
All optical identification and sensor system with power on discovery2021
Optical-electrical interposers2020
Fiducial scheme adapted for stacked integrated circuits2012
Method for bonding wafers to produce stacked integrated circuits2012
Fiducial scheme adapted for stacked integrated circuits2011
Method for bonding wafers to produce stacked integrated circuits2010
Network with programmable interconnect nodes adapted to large integrated circuit2007
Error-correcting code adapted for memories that store multiple bits per storage 2004
Interlocking conductor method for bonding wafers to produce stacked integrated c2003
Dynamically configurated storage array with improved data access2002