Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined logic function for address limit checking

Combined logic function for address limit checking

US Patent 6836835 · Granted Dec 28, 2004

Estimated economic value: $11,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for addition of multiple binary numbers2020
Integrated circuit chip and a method for testing the same2019
Circuit for addition of multiple binary numbers2019
Detecting circuit design flaws based on timing analysis2018
Integrated circuit chip and a method for testing the same2018
Integrated circuit chip and a method for testing the same2016
Method and system to fix early mode slacks in a circuit design2015
Method and system for repartitioning a hierarchical circuit design2014
Method and decimal arithmetic logic unit structure to generate a magnitude resul2013
Method and system for repartitioning a hierarchical circuit design2013
Early noise detection and noise aware routing in circuit design2013
Soft-bounded hierarchical synthesis2013