Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bonded substrate for an integrated circuit containing a planar intrinsic gettering zone

Bonded substrate for an integrated circuit containing a planar intrinsic gettering zone

US Patent 6825532 · Granted Nov 30, 2004

Estimated economic value: $24,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermoplastic injection molded and flushable tampon applicator2021
Thermoplastic injection molded and flushable material2021
Reinforced thermoplastic polyolefin elastomer film2021
Method for forming plasma enhanced deposited, fully oxidized PSG film2007
Method of manufacturing a plated electronic termination2007
Bonded substrate for an integrated circuit containing a planar intrinsic getteri2006
Bonded substrate for an integrated circuit containing a planar intrinsic getteri2006
Bonded substrate for an integrated circuit containing a planar intrinsic getteri2006
Bonded substrate for an integrated circuit containing a planar intrinsic getteri2006
Bonded wafer with metal silicidation2005
Bonded wafer with metal silicidation2005
BICMOS process with low temperature coefficient resistor (TCRL)2004