Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme

Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme

US Patent 6822918 · Granted Nov 23, 2004

Estimated economic value: $22,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Passive SRAM write assist2017
High bandwidth memory and glitch-less differential XOR2017
Method for sense reference generation for MTJ based memories2017
Method of controlling a prosthesis2016
Read only memory array architecture and methods of operation2016
Multi-time programmable memory2015
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
One-time programmable semiconductor device2014
Quantifying the read and write margins of memory bit cells2014
Memory array having word lines with folded architecture2014
Multi-time programmable memory2013