Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating transistors having damascene formed gate contacts and self-aligned borderless bit line contacts

Method for fabricating transistors having damascene formed gate contacts and self-aligned borderless bit line contacts

US Patent 6812092 · Granted Nov 2, 2004

Estimated economic value: $90,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for I/Q imbalance compensation2012
System and method for I/Q imbalance compensation2011
Sub-carrier allocation for OFDM2009
Method and system for detecting and classifying the modulation of unknown analog2008
Channel quality indicator for OFDM2008
Phase offset spatial multiplexing2008
System and method for I/Q imbalance compensation2007
Method for fabricating a semiconductor structure2006
DRAM with very shallow trench isolation2006
Pitcher-shaped active area for field effect transistor and method of forming sam2005
DRAM with vertical transistor and trench capacitor memory cells and method of fa2005
Three layer aluminum deposition process for high aspect ratio CL contacts2004