Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR-II driver impedance adjustment control algorithm and interface circuits

DDR-II driver impedance adjustment control algorithm and interface circuits

US Patent 6807650 · Granted Oct 19, 2004

Estimated economic value: $7,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real time configuration of multiple true random number generator sources for opt2022
Performance evaluation of solid state memory device2021
Performance evaluation of solid state memory device2020
Sizing a write cache buffer based on emergency data save parameters2018
Sizing a write cache buffer based on emergency data save parameters2017
Performance evaluation of solid state memory device2016
Solid state memory device logical and physical partitioning2016
Solid state memory device logical and physical partitioning2016
Sizing a write cache buffer based on emergency data save parameters2016
Flash interface error injector2015
Flash interface error injector2015
Bit error rate based wear leveling for solid state drive memory2015