Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit error rate based wear leveling for solid state drive memory

Bit error rate based wear leveling for solid state drive memory

US Patent 9015537 · Granted Apr 21, 2015

Estimated economic value: $6,169,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performance evaluation of solid state memory device2021
Performance evaluation of solid state memory device2021
Performance evaluation of solid state memory device2020
Performance evaluation of solid state memory device2020
Log synchronization among discrete devices in a computer system2020
Log synchronization among discrete devices in a computer system2019
Reducing read disturb effect on partially programmed blocks of non-volatile memo2018
Dynamically adjusting read voltage in a NAND flash memory2018
Dynamically adjusting read voltage in a NAND flash memory2018
Dynamically adjusting read voltage in a NAND flash memory2017
Dynamically adjusting read voltage in a NAND flash memory2017
Performance evaluation of solid state memory device2016