Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and logic/memory module for correcting the duty cycle of at least one control/reference signal

Method and logic/memory module for correcting the duty cycle of at least one control/reference signal

US Patent 6806752 · Granted Oct 19, 2004

Estimated economic value: $52,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay circuit2009
Delay locked loop2008
Device and method for the synchronization of clock signals and adjustment of the2008
Read latency control circuit2008
Delay locked loop and method for setting a delay chain2008
Method and circuit arrangement for resetting an integrated circuit2008
Device to be used in the synchronization of clock pulses, as well as a clock pul2007
Integratable, controllable delay device, use of a delay device, as well as an in2006
Delay locked loop2006
Integrated synchronous memory and memory configuration having a memory module wi2005
Synchronous integrated memory2005
Circuit configuration for generating a controllable output voltage2004