Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming isolation regions associated with semiconductor constructions

Methods of forming isolation regions associated with semiconductor constructions

US Patent 6806123 · Granted Oct 19, 2004

Estimated economic value: $1,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming electronic devices using pitch reduction2025
Memory having a continuous channel2025
Memory array and methods used in forming a memory array2025
Channel conduction in semiconductor devices2024
Low capacitance through substrate via structures2024
Integrated structures comprising vertical channel material and having conductive2024
Pixel with strained silicon layer for improving carrier mobility and blue respon2024
Memory array and methods used in forming a memory array2024
Methods of forming diodes2024
Field-effect transistors and methods of their formation2023
Gate-all-around floating-gate field effect memory transistor constructions inclu2023
Channel conduction in semiconductor devices2023