Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for defining a semiconductor device layout

System and method for defining a semiconductor device layout

US Patent 6804809 · Granted Oct 12, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor with single termination trench having depth more than 10 microns2024
Syringe2023
Active marker device and method of design thereof2023
Trench semiconductor device layout configurations2022
Trench semiconductor device layout configurations2022
High-voltage MOSFET structures2021
Structure and system for simultaneous sensing a magnetic field and mechanical st2020
Trench semiconductor device layout configurations2020
Trench semiconductor device layout configurations2020
LDMOS transistor with lightly-doped annular RESURF periphery2018
Drift-region field control of an LDMOS transistor using biased shallow-trench fi2018
High voltage tolerant bonding pad structure for trench-based semiconductor devic2018