Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SSTL voltage translator with dynamic biasing

SSTL voltage translator with dynamic biasing

US Patent 6803788 · Granted Oct 12, 2004

Estimated economic value: $23,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Priority queue sorting system and method with deterministic and bounded latency2022
Integrated controller for training memory physical layer interface2017
Method and apparatus for power-up detection for an electrical monitoring circuit2016
Dynamic RAM Phy interface with configurable power states2016
Identifying a wireless device of a target user for communication interception ba2015
Error detection in high-speed asymmetric interfaces utilizing dedicated interfac2014
Method and apparatus to reduce memory read latency2014
Error detection in high-speed asymmetric interfaces2014
Memory diagnostics system and method with hardware-based read/write patterns2013
Method and apparatus of alternating service modes of an SOI process circuit2013
Method and apparatus for phase selection acceleration2013
Dynamic RAM Phy interface with configurable power states2013