Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data bus using synchronous fixed latency loop including read address and data busses and write address and data busses

Data bus using synchronous fixed latency loop including read address and data busses and write address and data busses

US Patent 6801985 · Granted Oct 5, 2004

Estimated economic value: $16,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register file structures combining vector and scalar data with global and local 2025
Streaming engine with early exit from loop levels supporting early exit loops an2025
Converting a stream of data using a lookaside buffer2025
System and method for predication handling2025
Vector SIMD VLIW data path architecture2025
Stream engine with element promotion and decimation modes2025
Streaming engine with error detection, correction and restart2025
Secure master and secure guest endpoint security firewall2025
Streaming engine with variable stream template format2025
Conditional execution specification of instructions using conditional extension 2025
Exposing valid byte lanes as vector predicates to CPU2025
Streaming engine with early and late address and loop count registers to track a2025