Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sampled analog DC offset correction for data bus structures

Sampled analog DC offset correction for data bus structures

US Patent 6794920 · Granted Sep 21, 2004

Estimated economic value: $17,346,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a locked status of a clock tracking circuit2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Reducing duty cycle mismatch of clock signals for clock tracking circuits2025
Reducing duty cycle mismatch of clocks for clock tracking circuits2025
Techniques for routing electrical signals through electrical components and rela2021
Noise reduction in non-linear signal processing2018
Methods and apparatus for low power out-of-band communications2014
Programmable amplitude line driver2007
Programmable amplitude line driver2007
Mixed signal adaptive boost equalization apparatus and method2006
Timing skew compensation technique for parallel data channels2005
Timing skew compensation technique for parallel data channels2005