Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing duty cycle mismatch of clock signals for clock tracking circuits

Reducing duty cycle mismatch of clock signals for clock tracking circuits

US Patent 12375089 · Granted Jul 29, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a locked status of a clock tracking circuit2025
Determining a locked status of a clock tracking circuit2025
Determining a locked status of a clock tracking circuit2025
Determining a locked status of a clock tracking circuit2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Triggering an error detector on rising and falling edges of clock signals, and g2025
Reducing duty cycle mismatch of clocks for clock tracking circuits2025
Reducing duty cycle mismatch of clocks for clock tracking circuits2025
Reducing duty cycle mismatch of clocks for clock tracking circuits2025