Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a high-voltage transistor with buried conduction regions

Method of making a high-voltage transistor with buried conduction regions

US Patent 6787437 · Granted Sep 7, 2004

Estimated economic value: $2,091,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated III-V device and driver device packages with improved heat removal an2021
3-dimensional printing process for integrated magnetics2020
Methods for producing integrated circuits with magnets and a wet etchant for the2020
Ultra-high voltage resistor2020
Extended drain MOSFETs (EDMOS)2020
Integrated III-V device and driver device units and methods for fabricating the 2019
3-dimensional printing process for integrated magnetics2019
Integrated LED and LED driver units and methods for fabricating the same2019
Saucer-shaped isolation structures for semiconductor devices2018
Integrated circuits and coupled inductors with isotropic magnetic cores, and met2018
Integrated circuits and methods for fabricating integrated circuits and electric2018
Integrated circuits and coupled inductors with isotropic magnetic cores, and met2018