Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of detecting spatially correlated variations in a parameter of an integrated circuit die

Method of detecting spatially correlated variations in a parameter of an integrated circuit die

US Patent 6787379 · Granted Sep 7, 2004

Estimated economic value: $3,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clamping mechanism for a two wheel panel dolly2014
Yield profile manipulator2011
Wafer edge expose alignment method2010
Method for calculating high-resolution wafer parameter profiles2010
Nanotube fuse structure2009
Voltage contrast monitor for integrated circuit defects2009
Apparatus for wafer patterning to reduce edge exclusion zone2008
Yield profile manipulator2008
Method to selectively identify reliability risk die based on characteristics of 2008
Voltage contrast monitor for integrated circuit defects2008
Surface coordinate system2008
Wafer edge structure measurement method2007