Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for preventing bit line to bit line leakage in memory cell

Method for preventing bit line to bit line leakage in memory cell

US Patent 6784053 · Granted Aug 31, 2004

Estimated economic value: $19,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method thereof2025
Immersion cooling system with airtight link latch cover structure2025
Immersion cooling system and immersion cooling method2025
Semiconductor device and manufacturing method thereof2024
Anti-dishing structure for embedded memory2024
Airtight device2023
Semiconductor device and manufacturing method thereof2022
Cell-like floating-gate test structure2022
Semiconductor device having deep wells2021
Cell-like floating-gate test structure2021
Semiconductor device and a method for fabricating the same2021
Cabinet and electronic device2020