Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for integrating passives on-die utilizing under bump metal and related structure

Method for integrating passives on-die utilizing under bump metal and related structure

US Patent 6781229 · Granted Aug 24, 2004

Estimated economic value: $17,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inductor embedded in a package substrate2018
Power management integrated circuit (PMIC) integration into a processor package2017
Apparatus and methods for shielding differential signal pin pairs2016
Highly coupled spiral planar inductors structure at bump to compensate on die ex2015
IC die including RDL capture pads with notch having bonding connectors or its UB2012
Fanned out interconnect via structure for electronic package substrates2004
Electronic package substrate with an upper dielectric layer covering high speed 2004
Electronic package with offset reference plane cutout2004
Controlled impedance transmission lines in a redistribution layer2004
Voltage regulation for semiconductor dies and related structure2004
Package substrate interconnect layout for providing bandpass/lowpass filtering2003
Exposed paddle leadframe for semiconductor die packaging2003