Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed VLSI digital tester architecture for real-time output timing acquisition, results accumulation, and analysis

High speed VLSI digital tester architecture for real-time output timing acquisition, results accumulation, and analysis

US Patent 6768297 · Granted Jul 27, 2004

Estimated economic value: $71,560,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Absorbent articles and methods of manufacturing the same2025
Expandable absorbent core and method of manufacture2025
Disposable hygienic article with means for diagnostic testing2024
Apparatus and method for splicing a web of material2023
Apparatus and method for applying parallel flared elastics to disposable product2023
Absorbent articles and methods of manufacturing the same2023
Disposable hygienic article with means for diagnostic testing2022
Compressed test patterns for a field programmable gate array2021
Probe head and electronic device testing system2021
Apparatus and method for applying parallel flared elastics to disposable product2021
Stretch breathable protective absorbent article using bilaminate2021
Elastic break brake apparatus and method for minimizing broken elastic rethreadi2021