Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method of making three finger folded field effect transistors having shared junctions

Structure and method of making three finger folded field effect transistors having shared junctions

US Patent 6768143 · Granted Jul 27, 2004

Estimated economic value: $9,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache array macro micro-masking2022
Failing address registers for built-in self tests2021
Testing multi-port array in integrated circuits2021
Bit-line mux driver with diode header for computer memory2021
Voltage bitline high (VBLH) regulation for computer memory2021
Negative voltage generation for computer memory2020
Multi-surface edge pads for vertical mount packages and methods of making packag2019
Dies-on-package devices and methods therefor2019
Package-on-package devices with same level WLP components and methods therefor2018
Package on-package devices with upper RDL of WLPS and methods therefor2018
Package on-package devices with multiple levels and methods therefor2018
Wafer-level packaged components and methods therefor2018