Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for inhibiting edge peeling of coating on semiconductor substrate during formation of integrated circuit structure thereon

Process for inhibiting edge peeling of coating on semiconductor substrate during formation of integrated circuit structure thereon

US Patent 6767692 · Granted Jul 27, 2004

Estimated economic value: $1,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clamping mechanism for a two wheel panel dolly2014
Wafer edge defect inspection using captured image analysis2011
Yield profile manipulator2011
Wafer edge expose alignment method2010
Method for calculating high-resolution wafer parameter profiles2010
Mask set for variable mask field exposure2009
Nanotube fuse structure2009
Voltage contrast monitor for integrated circuit defects2009
Apparatus for wafer patterning to reduce edge exclusion zone2008
Yield profile manipulator2008
Voltage contrast monitor for integrated circuit defects2008
Surface coordinate system2008