Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a scalable flash EEPROM memory cell with floating gate spacer wrapped by control gate

Method of manufacturing a scalable flash EEPROM memory cell with floating gate spacer wrapped by control gate

US Patent 6764905 · Granted Jul 20, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit memory system with dummy active region2008
Scalable flash EEPROM memory cell with floating gate spacer wrapped by control g2003
Method of making a floating gate memory cell2001
Scalable flash EEPROM memory cell, method of manufacturing and operation thereof1999
Scalable flash EEPROM memory cell and array1999
Scalable flash eeprom memory cell and array1997
Solid state peripheral storage device1996
Floating gate memory array with latches having improved immunity to write distur1995
Solid state peripheral storage device1995
Solid state peripheral storage device1994
Floating gate memory array device having improved immunity to write disturbance1994
Write protection circuit for use with an electrically alterable non-volatile mem1993