Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating gate memory array with latches having improved immunity to write disturbance, and with storage latches

Floating gate memory array with latches having improved immunity to write disturbance, and with storage latches

US Patent 5475634 · Granted Dec 12, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM structures2025
Magnetic device structure and methods of forming the same2025
Epitaxial features in semiconductor devices and method of forming the same2025
Controlling trap formation to improve memory window in one-time program devices2025
Semiconductor device with leakage current suppression and method of forming the 2025
Memory device and method for forming the same2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Memory device and method of forming the same2025
Static random access memory with magnetic tunnel junction cells2025
Compact electrical connection that can be used to form an SRAM cell and method o2025
SRAM design with four-poly-pitch2025
Static random access memory layout2025