Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit that processes communication packets with scheduler circuitry having multiple priority levels

Integrated circuit that processes communication packets with scheduler circuitry having multiple priority levels

US Patent 6760337 · Granted Jul 6, 2004

Estimated economic value: $19,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for large memory transaction (LMT) stores2025
System and method for queuing work within a virtualized scheduler based on in-un2025
Systems and methods for allowing flexible chip configuration by external entity2024
System and method for isolating work within a virtualized scheduler using tag-sp2024
Flexible resource assignment to physical and virtual functions in a virtualized 2024
System and method for large memory transaction (LMT) stores2024
System and method for queuing work within a virtualized scheduler based on in-un2024
Methods and systems for distributing memory requests2024
Complex I/O value prediction for multiple values with physical or virtual addres2023
System and method for implementing strong load ordering in a processor using a c2023
System and method for queuing work within a virtualized scheduler based on in-un2023
Methods and systems for distributing memory requests2023