Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS integrated circuit device with LDD n-channel transistor and non-LDD p-channel transistor

CMOS integrated circuit device with LDD n-channel transistor and non-LDD p-channel transistor

US Patent 6759717 · Granted Jul 6, 2004

Estimated economic value: $8,804,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable SRAM source bias scheme for use with switchable SRAM power supply s2010
Regulator circuitry and method2006
Startup circuit and method for starting an oscillator after power-off2005
Method to form a self-aligned CMOS inverter using vertical device integration2004
Method for forming variable-K gate dielectric2004
Method to form a vertical transistor by first forming a gate/spacer stack, then 2003
Method to form self-aligned source/drain CMOS device on insulated staircase oxid2003
EEPROM memory cell with increased dielectric integrity2003
Method to form and/or isolate vertical transistors2003
Method of fabricating a memory cell for a static random access memory2002
Built-in frequency test circuit for testing the frequency of the output of a fre2002
Method of patterning gate electrode with ultra-thin gate dielectric2002