Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing integrated circuits using a synchronization signal so that all measurements are allotted a time slot of the same length

Method and apparatus for testing integrated circuits using a synchronization signal so that all measurements are allotted a time slot of the same length

US Patent 6757632 · Granted Jun 29, 2004

Estimated economic value: $19,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test board de-embedding method to improve RF measurements accuracy on an automat2004
Test board de-embedding method to improve RF measurements accuracy on an automat2004
Driving of a three-phase motor with fuzzy logic control of the slip2000
Memory organization method for a fuzzy logic controller and corresponding device1997
Memory organization method for a fuzzy logic controller and corresponding device1996