Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing computational overhead in a sequenced functional verification system

System and method for reducing computational overhead in a sequenced functional verification system

US Patent 6745375 · Granted Jun 1, 2004

Estimated economic value: $4,467,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Race condition ordering and functional verification system and method2004
Memory incoherent verification methodology2001
Verification strategy using external behavior modeling2000
Bus bridge verification system including device independent bus monitors1999
Cache coherency detection in a bus bridge verification system1999
Bus bridge state monitoring in a bus bridge verification system1999
Byte granularity data checking in a bus bridge verification system1999
State machine based bus cycle completion checking in a bus bridge verification s1999
Cache coherency test system and methodology for testing cache operation in the p1999
Bus bridge transaction checker for correct resolution of combined data cycles1999
Cycle list based bus cycle resolution checking in a bus bridge verification syst1999
Transaction checking system for verifying bus bridges in multi-master bus system1999