Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of embedded and test mode timer

Integration of embedded and test mode timer

US Patent 6732308 · Granted May 4, 2004

Estimated economic value: $3,882,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bisection methodology for on-chip variation tolerant clock signal distribution i2019
Apparatus and method for a programmable logic device having improved look up tab2009
Digital decoder with complementary outputs2009
Lantern2007
Lantern2007
Light bulb2006
Flashlight2004
Keychain with light2001
Multi-function modular storage light unit2001
Flashlight with clock2001
Portable light2000
Fluorescent lantern2000