Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bisection methodology for on-chip variation tolerant clock signal distribution in an integrated circuit

Bisection methodology for on-chip variation tolerant clock signal distribution in an integrated circuit

US Patent 10474779 · Granted Nov 12, 2019

Estimated economic value: $1,789,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for a programmable logic device having improved look up tab2009
Digital decoder with complementary outputs2009
Lantern2007
Lantern2007
Light bulb2006
Flashlight2004
Integration of embedded and test mode timer2004
Keychain with light2001
Multi-function modular storage light unit2001
Flashlight with clock2001
Portable light2000
Fluorescent lantern2000