Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for predictive MOSFET layout generation with reduced design cycle

Method and system for predictive MOSFET layout generation with reduced design cycle

US Patent 6728942 · Granted Apr 27, 2004

Estimated economic value: $9,016,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMOS integrated humidity sensor with built-in heater2025
Dielectric film based one-time programmable (OTP) memory cell2025
Moisture sensor having integrated heating element2025
Semiconductor product with edge integrity detection structure2025
Palatable formulations2024
Field-effect transistors (FETs) employing edge transistor current leakage suppre2024
Foldable frame assembly and stroller2023
Passenger transport carriers2023
Integrated device comprising periphery structure configured as an electrical gua2023
Data management system2023
Enhanced tracking of data flows2023
Foldable frame assembly and stroller2022