Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration for generating a clock including a delay circuit and method thereof

Configuration for generating a clock including a delay circuit and method thereof

US Patent 6727738 · Granted Apr 27, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device2021
Semiconductor memory device comprising an interface conforming to JEDEC standard2021
Semiconductor device and level conversion circuit2007
Semiconductor device and level conversion circuit2007
Semiconductor memory device driven with low voltage2006
Semiconductor memory device having dummy word line2006
Semiconductor device with reduced terminal input capacitance2005
Semiconductor memory device having twin-cell units2005
Semiconductor memory device with memory cells arranged in high density2005
Semiconductor memory device with shortened connection length among memory block,2004
Semiconductor memory circuit having normal operation mode and burn-in test mode2004
Semiconductor memory device having nonvolatile memory cell of high operating sta2004