Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor and method for performing a hardware test during instruction execution in a normal mode

Processor and method for performing a hardware test during instruction execution in a normal mode

US Patent 6715062 · Granted Mar 30, 2004

Estimated economic value: $9,421,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for enforcing access to a computing resource using a licensing2008
Processor and method of testing a processor for hardware faults utilizing a pipe2006
Method and system for enforcing access to a computing resource using a licensing2005
Processor and method of executing a load instruction that dynamically bifurcate 2005
Processor and method of executing load instructions out-of-order having reduced 2005
Branch target cache and method for efficiently obtaining target path instruction2004
Method and system for a policy enforcing module2004
Processor and method having a load reorder queue that supports reservations2004
Data processing system and method for fetching instruction blocks in response to2004
System for reducing delay in instruction execution by executing branch instructi1992
Dynamic buffer control1990