Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for reducing delay in instruction execution by executing branch instructions in separate processor while dispatching subsequent instructions to primary processor

System for reducing delay in instruction execution by executing branch instructions in separate processor while dispatching subsequent instructions to primary processor

US Patent 5127091 · Granted Jun 30, 1992

Estimated economic value: $28,972,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit that mitigates inductive-induced voltage droop2025
Automated maternal and prenatal health diagnostics from ultrasound blind sweep v2025
Integrated circuit that mitigates inductive-induced voltage droop using compute 2025
Compiler that generates configuration information for configuring an integrated 2025
Top level network and array level network for reconfigurable data processors2025
Reconfigurable dataflow unit with streaming write functionality2025
Dynamic destination id in an array level network of a reconfigurable dataflow pr2025
Reconfigurable dataflow unit with remote read/write functionality2025
Peer-to-peer communication between reconfigurable dataflow units2024
Avoiding use of a subarray of configurable units having a defect2024
Reconfigurable data processor with fast argument load using a runtime program on2024
Fast argument load in a reconfigurable data processor2024