Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption in VLSI circuit designs

Method and apparatus for reducing power consumption in VLSI circuit designs

US Patent 6711719 · Granted Mar 23, 2004

Estimated economic value: $10,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous driving evaluation using data analysis2025
Isolation regions for charge collection and removal2024
Integrated circuit structure with fluorescent material, and related methods2024
Double-sided two-way ranging protocol based on composite, ultrasonic tones2023
Infer text classifiers for large text collections2023
Autonomous driving evaluation using data analysis2023
Cognitive elevator advertisements2023
Anti-tamper x-ray blocking package2022
Method and related structure to authenticate integrated circuit with authenticat2022
Enabling of functional logic in IC using thermal sequence enabling test2022
Methods for generating a contributor-based power abstract for a device2022
Active attack prevention for secure integrated circuits using latchup sensitive 2021