Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for high resolution delay lock loop

Method and system for high resolution delay lock loop

US Patent 6710636 · Granted Mar 23, 2004

Estimated economic value: $5,441,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for dynamic in-rush current control in a power management cir2011
Configurable power controller2011
Eye-safe laser navigation sensor2010
Arbiter circuit and signal arbitration method2008
Wide frequency range DLL with dynamically determined VCDL/VCO operational states2007
System and method for reducing skew in complementary signals that can be used to2006
Data path configurable for multiple clocking arrangements2006
Multi-port memory cell and access method2006
Magnetic memory array with an improved world line configuration2006
Non-volatile latch with magnetic junctions2006
Magnetic memory array configuration2006
Delay circuit that scales with clock cycle time2006