Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Central processing unit and system counting instructions in a queue storage and outputting a fetch request when the count value is 0 or 1 to produce a next instruction address output

Central processing unit and system counting instructions in a queue storage and outputting a fetch request when the count value is 0 or 1 to produce a next instruction address output

US Patent 6708266 · Granted Mar 16, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct memory access controller2013
Direct memory access controller2010
System and method for DMA transfer2009
Microcomputer, method of controlling cache memory, and method of controlling clo2008
Semiconductor integrated circuit having changeable bus width of external data si2007
Clock shift circuit for gradual frequency change2006
Microcomputer, method of controlling cache memory, and method of controlling clo2006
Central processing unit and system having a prefetch queue and a command cache t2005
Partitioned cache memory with switchable access paths2003
Pipelined data processing device having improved hardware control over an arithm1998
Information processing device with decision circuits and partitioned address are1998
Coprocessor for performing an arithmetic operation by automatically reading data1998