Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for improved precomputation to minimize power dissipation of integrated circuits

Apparatus and method for improved precomputation to minimize power dissipation of integrated circuits

US Patent 6704878 · Granted Mar 9, 2004

Estimated economic value: $16,973,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semantic compression for compute offloading2025
Generation of clock waveforms based on decoded instructions for more efficient p2025
Energy provisioning2025
Foldable gymnastic machine2025
Processor instruction dispatch configuration2024
Energy provisioning2024
Device for hyper-dimensional computing tasks2023
Meter apparatus for measuring parameters of electrical quantity2022
Device for high dimensional encoding2022
Device for high dimensional computing comprising an associative memory module2022
Device for high dimensional encoding2022
Hyper-dimensional computing device2021