Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a semiconductor integrated circuit device having a memory cell array and a peripheral circuit region

US Patent 6696337 · Granted Feb 24, 2004

Assignee

Inventors

View full patent text on Google Patents →