Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of programming a plurality of memory cells connected in parallel, and a programming circuit therefor

Method of programming a plurality of memory cells connected in parallel, and a programming circuit therefor

US Patent 6687159 · Granted Feb 3, 2004

Estimated economic value: $21,733,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-memory computation device having improved drift compensation2025
Voltage regulator comprising a charge pump circuit2025
Voltage regulator circuit for a switching circuit load2025
In-memory computation system with built-in subtraction mode for handling matrix 2025
Signed and binary weighted computation for an in-memory computation system2025
Voltage regulator circuit for a switching circuit load2024
In-memory computation system with drift compensation circuit2024
Compensated analog computation for an in-memory computation system2024
Positive and negative charge pump control2024
Memory device and method for in-memory computing2023
Regulator of a sense amplifier2023
Positive and negative charge pump control2023