Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read/write memory arrays and methods with predetermined and retrievable latent-state patterns

Read/write memory arrays and methods with predetermined and retrievable latent-state patterns

US Patent 6683804 · Granted Jan 27, 2004

Estimated economic value: $74,244,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing for SRAM memory data retention2009
Image sensors with via-coupled photoconductive mediums2004
Source-biased memory cell array2004
Adjustable memory self-timing circuit2003
Apparatus for verifying an identification card2000
Apparatus for verifying an identification card and identifying a person by means1995
Method and apparatus for measuring EEPROM threshold voltages in a nonvolatile DR1992
Method and apparatus for page recall of data in an nonvolatile DRAM memory devic1992
Digital signal processor for electronic article gates1991
CMOS memory margining control circuit for a nonvolatile memory1987