Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS memory margining control circuit for a nonvolatile memory

CMOS memory margining control circuit for a nonvolatile memory

US Patent 4658380 · Granted Apr 14, 1987

Estimated economic value: $42,329,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing for SRAM memory data retention2009
Source-biased memory cell array2004
Read/write memory arrays and methods with predetermined and retrievable latent-s2004
Adjustable memory self-timing circuit2003
Method and apparatus for measuring EEPROM threshold voltages in a nonvolatile DR1992
Method and apparatus for page recall of data in an nonvolatile DRAM memory devic1992