Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a body region for a vertical MOS transistor arrangement having a reduced on resistivity

Method for fabricating a body region for a vertical MOS transistor arrangement having a reduced on resistivity

US Patent 6670244 · Granted Dec 30, 2003

Estimated economic value: $309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with sense element2025
Superjunction transistor device2025
Transistor device2025
Transistor arrangement with a lateral superjunction transistor device2025
Electronic circuit with a transistor device and a biasing circuit2024
Power semiconductor device having vertically parallel p-n layers formed in an ac2024
Semiconductor device having a silicon carbide drift zone over a silicon carbide 2024
Chip package, method of forming a chip package and method of forming an electric2024
Half-bridge circuit including integrated level shifter transistor2024
Silicon carbide device with transistor cell and clamp region2024
Method for forming an insulation layer in a semiconductor body and transistor de2024
Electronic circuit having a transistor device and a biasing circuit2023