Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancement in throughput and planarity during CMP using a dielectric stack containing an HDP oxide

Enhancement in throughput and planarity during CMP using a dielectric stack containing an HDP oxide

US Patent 6653717 · Granted Nov 25, 2003

Estimated economic value: $47,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC device with chip to package interconnects from a copper metal interconnect le2025
Fingerprint encoded gesture initiation of device actions2025
Semiconductor structure and method for wafer scale chip package2024
Secure management of devices2024
Scalable dynamic data transmission2024
Multi-layer polysilicon stack for semiconductor devices2024
Securely configuring target devices using device identity2024
Reduced ESR in trench capacitor2024
Secure management of devices2023
Smart antenna controller system2022
Adjusting transmit power based on physical configuration usage mode using serial2022
Fet construction with copper pillars or bump directly over the fet2022