Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clocking scheme for programmable logic device

Clocking scheme for programmable logic device

US Patent 6651181 · Granted Nov 18, 2003

Estimated economic value: $9,726,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable logic device2005
I/O architecture/cell design for programmable logic device2003
Method and apparatus for using programmable logic device (PLD) logic for decompr2003
Configurable memory for programmable logic circuits2003
Programmable switch2002
Configurable memory for programmable logic circuits2002
Multiple voltage supply programmable logic device2002
Voltage regulator2002
Techniques and circuits for high yield improvements in programmable devices usin2002
Techniques and circuits for high yield improvements in programmable devices usin2001
Architecture, circuitry and method for configuring volatile and/or non-volatile 2001
Techniques and circuits for high yield improvements in programmable devices usin2000