Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › I/O architecture/cell design for programmable logic device

I/O architecture/cell design for programmable logic device

US Patent 6608500 · Granted Aug 19, 2003

Estimated economic value: $9,426,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data relationships in a question-answering environment2022
Data relationships in a question-answering environment2019
Integration of WIC items and transactions into personal shopping devices2014
E-mail to physical mail converter2009
Computer apparatus and method for autonomic adjustment of block transfer size2007
Programmable logic device2005
Programmable logic device2005
Clocking scheme for programmable logic device2003
Method and apparatus for using programmable logic device (PLD) logic for decompr2003
Configurable memory for programmable logic circuits2003
Configurable memory for programmable logic circuits2003
Programmable switch2002