Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined dynamic logic gate and level shifter and method employing same

Combined dynamic logic gate and level shifter and method employing same

US Patent 6639424 · Granted Oct 28, 2003

Estimated economic value: $3,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked-chip imaging systems2016
Stacked-chip imaging systems2014
MOS linear region impedance curvature correction2009
Semiconductor package assembly and method for electrically isolating modules2008
Semiconductor package assembly and method for electrically isolating modules2008
MOS linear region impedance curvature correction2008
MOS linear region impedance curvature correction2007
Semiconductor package assembly and method for electrically isolating modules2007
Semiconductor package assembly and method for electrically isolating modules2007
Semiconductor package assembly and method for electrically isolating modules2007
Semiconductor package assembly and method for electrically isolating modules2007
Semiconductor package assembly and method for electrically isolating modules2006